Quantcast
Channel: EngineerZone : Discussion List - All Communities
Viewing all 51060 articles
Browse latest View live

Battery monitor on ADG507

$
0
0

         I'm developing a battery monitoring circuit. There is a problem. I use a two-channel power supply for testing instead of batteries and DVM Fluke 27II for measurement. Set A0=A1=A2=0V ENA=+5V to use only the first port mux S1A S1B. Now set the supply voltage CH1=6 volts, CH2=0 volts. On the digital voltmeter we have 0.790 volts. I'm increasing the voltage onCH2. CH1=6V CH2=3V, and on digital voltmeter we have 0.774V. Continue increasing the voltage on CH2. CH1=6V CH2=6V, and on digital voltmeter we have 0.757V Why is this happening? Why the output voltage of the multiplexer decreases with increasing voltage CH2? How to fix?

 


How to config clock

$
0
0

Hi,

  I want to receive 8ch serial data  from  other dsp  in TDM8 mode  , and use adsp-21489 transmitter  it to dac in I2S.  

 

how to config  the clock? 

 

  Master DSP : MCK=12.288MHz 

                        BCK=12.288MHz (TDM8)

                        LRCK=48KHz

DCA   :  MCK=12.288MHz

             BCK=3.072MHz

             LRCK=48KHz

 

LTC4269-2 - max. current and PWRGD

$
0
0

Hi,

 

I'm bringing up a POE PD based on LTC4269-2, and it doesn't feel like working. I would like to ask for the following information, that I think could be helpful for me:

 

1) What is the allowed current intensity for VNEG-VPORTN connection? The datasheet only vaguely mentions in "Absolute Maximum Ratings":
VNEG Pull-Up Current ..................................................1A
but it is not explained whether it is RMS current, or peak current, and whether it refers to a particular shape of waveform.

 

2) In what conditions PWRGD becomes low? The datasheet seems to only mention inrush current (at power on?) and excessive temperature. What other symptoms can be observed then?
In my case I got LTC4269-2 switching with limited duty cycle - max. 15%, but due to a mistake I had SD_VSEC only pulled high to VPORTP by 240k, and that resulted in more than 8V there. Taking into account the plots shown in the datasheet, the 15% could have been the "expected" limit, and the measured output voltage of ca. 3.5V agreed with the calculated value (power supply 48V, turns ratio of the transformer 2:1, duty cycle 15% - results in 3.6V).

I have populated a missing resistor, getting 240k/10k divider at SD_VSEC, closely resembling the divider shown in diagram of typical application in the datasheet. I expected to measure voltage of around 2V afterwards, but now I read almost zero at SD_VSEC, and I think that is result of PWRGD output pulling low. VREF outputs nothing, but VIN-VNEG is a bit below 15V, so the chip correctly connects VNEG to VPORTN.

 

I will appreciate any suggestions on how to debug or fix the problem.

 

Best regards,
Adam

AD9959 SDIO writing modes

$
0
0

Hello Everyone,

 

I am currently studying about ad9959.  In AD9959 there are four different SDIO pins (SDIO_0, SDIO_1,SDIO_2 and SDIO_3) and also four individual DDS Cores channels with four different output channels.

 

So I wanted to know about is that, Are these four different SDIO pins representing four individuals DDS and output channels? Like SDIO_0 for DDS0, SDIO_1 for DDS1, SDIO_2 for DDS and SDIO_3 for DDS_3. 

 

and also if that is the case then, Do I need to use microcontroller with four SPI port? like SPI0 for SDIO_0, SPI1 for SDIO_2 and so on for other channel. Or i can write all DDS cores with single SPI port by enabling and disabling the channel. If i want to write four different frequencies for all four different channels.

 

Thank you

Anurag

AD9371 HDL

$
0
0


I am working on HDL part of AD9371. We are using GitHub - analogdevicesinc/hdl at dev_tupgrade of HDL branch and using  board ZCU102.

 

We are trying to integrate the System Generator IP with this HDL code  and the clock required to operate System Generator IP is 245.76 MHz . So we used clocking wizard IP and provided the input clock of 122.88 MHz from "axi_ad9371_rx_os_clkgen" and tried to generate the output of 245.76 MHz.

 

                 

 

 

But it gives the error  :

 

" [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(122880000) and /axi_ad9371_rx_os_clkgen/clk_0(100000000.0) "

 

 

 

Please provide us solution to overcome this problem.

LT8630 Output Error

$
0
0

Hi Team,

I used LT8630 for 28V@0.5A application. but i am getting fluctuating output From 28v to 30v.

below i attached our lt8630 implemented design circuit please check confirm and also suggest me what should i change to get 28V constant ouput.

 

 

Thanks,

Ashok

LT8645SEV vs LT8645SIV

$
0
0

What is the difference between the LT8645SEV and LT8645SIV.  I couldn't see any in the datasheet.

LT8645S Max Current over Voltage Range

$
0
0

The part is a max of 8Amps.  I am using it to convert a 40V supply to 37V.  Would the max current still be 8Amps in this configuration?  Will a 3V drop be workable with this part?


AduM2250 not working

$
0
0

I am communicating over I2C between two PIC24FJ microcontrollers (one as master, one as slave) with the AduM2250 in between them.  My schematic is attached.  My software works fine when i communicate between the two microcontrollers without the AduM2250 between them.  I have the master sending the slave some data and then the master requests a response from the slave.  The problem I am having is that communication from the master to the slave works ok (most of the time all the bytes are transferred correctly, but sometimes the slave misses the interrupt or gets hung up).  The main problem is that the master is not receiving the correct data back from the slave.  I will get the first 2-4 bytes back correctly and then the rest is just garbage (and sometimes I only get garbage).  Also sometimes the slave seems to hang up on the TBF flag not being cleared and then it seems to holding the bus low.  Any ideas on what is going on?  I have side 1 as the master and side 2 as the slave.  

ADRV9371 eval board LEDs don't stop blinking

$
0
0

I have the ADRV9371-W/PCBZ with the ZC706 eval kit.  I am using a Windows 10 computer.  But I cannot get the TES to connect with the Zync board.  I think the issue is that the board is not booting properly.  When I turn the ZC706 power on, the 4 LEDs (next to the SD card) turn on for about 10 sec.  Then they start blinking in sequence.  I understand that blinking should stop after about 30 seconds.  And that indicates the 706 has booted up.  However, on my board, the LEDs never stop blinking. 

 

I have tried 4 different SD cards (some I received with the kit and some I burned by downloading the SD card image).  They all do the same thing.  I have verified that J11 and all ZC706 jumpers (as shown in Fig 173 in UG992) are set properly.  I've also tried disconnecting the ADRV9371 card and seeing if the ZC706 will boot on its own.  But the problem is still there.

 

Any ideas on what the problem could be?  

 

Thanks,

 - Jon

AD9371 no-OS TX over JESD not functional

$
0
0

Hi,

TX signal does not show up when transmitting custom LUT-sine (DMA transfers) over JESD to AD9371 using default headless.c configuration. I verified the TX samples are sent over the TX JESD using ILA so not sure what is causing the AD9371 not to transmit. Not sure if it is related to the deframer status being 0x61 (shown below).

AD9371 in NCO mode seems to work fine and signal samples are observed at the RX JESD output. 

Need to be able to transmit data. please assist.

thanks.

 

Please wait...
RX_XCVR initialization OK
TX_XCVR initialization OK
RX_OS_XCVR initialization OK
MCS successful
CLKPLL locked
AD9371 ARM version 5.1.1
PLLs locked
Calibrations completed successfully
DeframerStatus = 0x61
dac_setup dac core initialized (200 MHz).
adc_setup adc core initialized (100 MHz).
Done

I'm finding a 3.5GHz clock generator for AD9914

$
0
0

Hi, Im finding a 3.5GHz clock generator for AD9914. I found AD9525 is best clock generator for ad9914 in this board(AD9914 Reference Signal/Clock ). However, it seems to be 3.6GHz clock generator. How can i use this clock generator for 3.5GHz clock generator? I'm not good at using chips. please explain how to make 3.5GHz clock generator with low phase noise in detail. Thank you!

How to configure push button

$
0
0

Hello Everyone,

I am using ADAU1452, I want to control  Pitch using push button. I tried with the below-mentioned setup: 

 

But with this setup, the pushbutton is not working. Can anyone please tell that how to configure push button.

My application for this circuit is I want to control the pitch of transducer.

 

Please do the helpful.

Regards

Sandeep

ADA4807-2 become very heat when it put-in a ±5v circuit?where is the reason?

$
0
0

ADA4807-2 become very heat when it put-in a ±5v circuit,but AD8762 is normal。

Eval-hmc7043 configuration using HMC704x GUI

$
0
0

I have bought Eval-hmc7044 and Eval-hmc7043 and installed HMC704x SDK.

1) connect Eval-hmc7044 with PC using USB cable, everything is ok.

2)connect Eval-hmc7043 with the same PC using the same USB cable. HMC704x GUI can not recognize the hardware. I have checked the power, sclk,sdata and slen. There is nothing unusual.

Are there other possibilities? Is there somthing wrong with the chip?

Thank you!


Only some GPIOs work with supplied SDK

$
0
0

I can control Port 4, pin 0 or 1 quite well but when it comes to Port 1, Pin 5, it always goes back to high. 

 

I am enabling the pull up, setting the output enable and input enable before pulling it high or low through the supplied functions then looking at the outputs. 

 

Do you know why I can't set Port 1 Pin 5 to be low continuously? When I set it low, and then sense the input, it immediately reads high. 


This does not happen with the other port I tested Port 4 Pin 1 or 0. 

 

Please help me understand how to set GPIO Port 1 Pin 5 low continuously. 

 

Thanks. 

LTC3649 how do i control the current overshoot when using current limit featuresame problem with LTM8064

$
0
0

LTC3649 how do i control the current overshoot when using current limit featuresame problem with LTM8064

Getting start with AD9361

$
0
0

We bought KC705 Xilinx Evaluation board with AD-FMCOMMS3-EBZ RF front end to develop Radar applications. Till now we used NI Hardware and developed own software and made systems but we aimed to custom board development. So as first step we bought above 2 boards to study and research to get start. We have expertise in VHDL and vivado platforms. In our office I am the first to explore on these boards. So please help me in configuring this device as soon as possible.

 

Answer me below queries:

 

1) Can I program this Transceiver in windows? I saw some linux packages in website. Is linux OS is mandatory to configure Transceiver module? If yes that would be difficult problem for us as we don't want to install linux. Is there any alternative solution to solve this?

2) How to start with KC705+AD-FMCOMMS3-EBZ configuration to build a basic Transceiver application.

3) I installed vivado node locked license in our server system to develop applications. How to program AD-FMCOMMS3-EBZ board from vivado?

 

 

I know these are very basic level questions that i have asked but please be patience in replying above and feel free to ask if you want any information.

AD9164 and ZCU102 - JESD Frame Sync Fails

$
0
0

We are evaluating the AD9164-FMCC Eval Board in combination with the zcu102 board from Xilinx.
We are setting up the JESD-Configuration on both the Xilinx GTH-transmitter and the AD9164 chip with L=8, M=1, F=1, S=4.
Now we are observing some issues regarding synchronisation:
- If we reset the GTH-Transmitter after reseting/enabling the AD9164 the Code Group Sync (0x470) and the Frame Sync (0x471) are arbitrarily set. (There are even cases when there is Frame Sync without Code Group Sync) But the hardware sync signal is high and not toggling. This state is stable until a new reset of the GTH-Transmitter.
- If we reset/enable the AD9164 after the GTH-Transmitter we get CGS on all eight lanes, but no Frame Sync at all. The hardware sync is also high and not toggling.
I didn't think the order of initialization does matter in the JESD204B protocol.

Is this a known issue? Which way should the initialization be done? Is there a proven way to achieve full ILAS-synchronization?
Regards

Identifying a part (no marking) from the ADALP2000 kit

$
0
0

That part has no visible marking. It has two metallic pins out of a plastic casing which is like a thin cylinder (9mm diameter, 4 mm thick without the metallic pins) with a kind of hollow rectangle giving it a look like an old mechanical carburetor, with the "airflow" separated in two slots. It does NOT appear among the photos on the web site describing the parts coming from the kit. Any name for that part?

 

Thanks. 

Viewing all 51060 articles
Browse latest View live


Latest Images