AD7675 family, timing questions
Hi all, I'm working with an ADC AD7675 and I'm misunderstanding few parameters about timing. The application is quite simple : a microcontroller is dealing with the ADC and memory. Datas are recorded...
View ArticleAD9629 Differential Clock Input
Hi Guys, Question regarding the AD9629 differential clock input. The datasheet (pg.20 - see attached) has the external clock terminated in a 50R load (figure 46) and then feeding into the Mini-circuits...
View ArticleClik here to view.
ADuC836
Hi eveybody I need some advice: I program ADuC836 and my memory Ram (data+idata) is compleatly full. For this reason i need to move some data and idata into antother memory. Reading the datasheet...
View Article[ADV7390] Can we use /HSYNC pin and /VSYNC pin for CVBS output without EAV/SAV?
Hello, I have a question about ADV7390. Question: The customer wants to use ADV7390 as following conditions: Input Format : 525i(NTST) Input Data Width : 8-bit SDR Output : CVBS In this case, can we...
View ArticleADSP CM403 Internal clock usage
ADSP CM403 how to use internal clock and what are register to configure for internal clock operation.ThanksRam
View ArticleAD9854/PCBZ software installer windows 7 or newer
I just bought the AD9854/PCBZ evaluation board. It did not come with a cd or documentation.Where can I find the documentation for this evaluation board?I tried downloading the evaluation board software...
View ArticleADSP-21489 I2S Configuration
Hi, Can I use 8x I2S ports for ADSP-21489? How can I configure the DSP for that?By the way, can I have the full datasheet for ADSP-21489, or is this the complete datasheet...
View ArticleADSP 21489 SPORT problem
hithe context here is that i'm trying to read and write data to a FM3316 device, which is a FRAM, using 2 SPORT.timing sequence you can find online. i'll just give a brief intro.to write ,Sport send...
View ArticleAD9361 IBIS Model
Hi Are there any IBIS models available for the AD9361 family? Alternatively any part with similar IOs? ThanksIain King
View ArticleHow to manually update the cache data from the SDRAM?
Hi! I allocate some share-memory in SDRAM between core0 and core1 on BF609, and the data cache policy in buildroot is set to "write through". But sometimes I found that the data been read in core0...
View ArticleADA4960 : equivalent circuit
Hello, I am designing the circuit that uses the ADA4960. In this circuit, my calculation is not corresponding to the result of Diff-Amp-Calculator.In order to properly understand the behavior of the...
View ArticleClik here to view.
ADE7913: SPI read operation in burst mode
Hello,I need help on SPI read operation in burst mode for ADE7913. I am going to connect it with TMS570LS0432 micro-controller.In the datasheet of ADE7913 it is mentioned that we can read multiple...
View ArticlePosition Independent Code
Is there support (pragmas, compiler flags, etc) to generate position independent code for 214xx family in CCES? I have a situation where I need to process the dxe file to remove unused functions and...
View ArticleADV7180 & ADV7391 SFL problem
Hello, adi, We used ADV7180 capture CVBS video signal through the FPGA to ADV7391 output to monitor, which the video screen have flicker problem.This problem is very urgent, please to help to...
View ArticleConvert ADV212 JP2-files to video file on PC
HiI have a custom board with a FPGA connected to the ADV212 chip. Encode and Decode works on the board-level. But when I store the compressed file on PC via USB, I get jp2 files. I can open these files...
View ArticleClik here to view.
QPSK GENERATION (MATLAB HDLCODER)
hi,I wanted to know that the QPSK genarator block specified for the adfmcomms1 design through matlab(hdl coder) , does it generate the qpsk modulated signal or it generates the symbols 1 0 1 0 . Thank...
View ArticleAD9250 FPGA Reference Design
Hi , I have few questions regarding FPGA Reference available on following link .http://wiki.analog.com/resources/fpga/xilinx/fmc/ad-fmcjesdadc1-ebz 1. Which Xilinx JESD204B version is supported by this...
View ArticleQuestion on clearing of DMA interrupt.
I have set up a chained DMA transfer on the Sharc 21479 from SPORT1 to receive input data and have set up an interrupt after each block has completed. When I run the code my interrupt function is...
View ArticleAD9364 No-OS drivers
Dear all, I'm working with the evaluation board AD-FMCOMMS4-EBZ (AD9364) controlled by the carrier KC705. I am using the HDL reference design which was successfully generated. I plan to use No-OS...
View ArticleADV7604 HDMI-GR 720p23.98/24
Hi, Does the ADV7604 support 720p with a frame rate of 24Hz or 23.98Hz? Our product doesn't seem to work at this resolution + frame rate. 720p25 and higher frame rates are fine. The ADV7604 seems...
View Article